Memory device having bit line leakage compensation

Details Memory device having bit line leakage compensation Memory device having bit line leakage compensation

2011-04-05

2011-04-05

Lappas, Jason (Department: 2827)

Static information storage and retrieval

Associative memories

C365S049150

Reexamination Certificate

active

07920397

ABSTRACT:
A memory device operates in a calibration mode during which the effects of bit line leakage current are measured and to operate in a normal mode during which the bit line current is adjusted to compensate for leakage according to the results of the calibration mode. In the calibration mode, a leakage-free sense operation is performed to determine the differential voltage generated on the bit lines in response to a data value. Then, a leakage-susceptible test read operation is performed to determine the differential voltage generated on the bit lines in response to the data value. A detection circuit measures the difference between the differential voltages generated in the leakage-free and leakage-susceptible test read operations to generate a compensation signal, which subsequently adjusts the bit line compensation current during the normal mode.

REFERENCES:
patent: 4045781 (1977-08-01), Levy et al.
patent: 4523301 (1985-06-01), Kadota et al.
patent: 5045899 (1991-09-01), Arimoto
patent: 5062077 (1991-10-01), Takashima et al.
patent: 5136543 (1992-08-01), Matsuda et al.
patent: 5140556 (1992-08-01), Cho et al.
patent: 5276649 (1994-01-01), Hoshita et al.
patent: 5280443 (1994-01-01), Hidaka et al.
patent: 5327372 (1994-07-01), Oka et al.
patent: 5383159 (1995-01-01), Kubota
patent: 5396449 (1995-03-01), Atallah et al.
patent: 5416734 (1995-05-01), Hidaka et al.
patent: 5440715 (1995-08-01), Wyland
patent: 5446685 (1995-08-01), Holst
patent: 5461589 (1995-10-01), Hidaka et al.
patent: 5483480 (1996-01-01), Yoneda
patent: 5488583 (1996-01-01), Ong et al.
patent: 5499218 (1996-03-01), Ahn et al.
patent: 5517441 (1996-05-01), Dietz et al.
patent: 5534732 (1996-07-01), DeBrosse et al.
patent: 5550769 (1996-08-01), Hidaka et al.
patent: 5598115 (1997-01-01), Holst
patent: 5649126 (1997-07-01), Lynch
patent: 5699288 (1997-12-01), Kim et al.
patent: 5706224 (1998-01-01), Srinivasan et al.
patent: 5740097 (1998-04-01), Satoh
patent: 5818786 (1998-10-01), Yoneda
patent: 5852569 (1998-12-01), Srinivasan et al.
patent: 5859791 (1999-01-01), Schultz et al.
patent: 5936873 (1999-08-01), Kongetira
patent: 5964857 (1999-10-01), Srinivasan et al.
patent: 5966319 (1999-10-01), Sato
patent: 5978246 (1999-11-01), Shindo
patent: 6044005 (2000-03-01), Gibson et al.
patent: 6075729 (2000-06-01), Ohhata et al.
patent: 6101115 (2000-08-01), Ross
patent: 6101116 (2000-08-01), Lien et al.
patent: 6125049 (2000-09-01), Nataraj
patent: 6128207 (2000-10-01), Lien et al.
patent: 6147891 (2000-11-01), Nataraj
patent: 6166939 (2000-12-01), Nataraj et al.
patent: 6175514 (2001-01-01), Henderson et al.
patent: 6191969 (2001-02-01), Pereira
patent: 6191970 (2001-02-01), Pereira
patent: 6195278 (2001-02-01), Calin et al.
patent: 6240001 (2001-05-01), Ross
patent: 6243280 (2001-06-01), Wong et al.
patent: 6243281 (2001-06-01), Pereira
patent: 6246601 (2001-06-01), Pereira
patent: 6252789 (2001-06-01), Pereira et al.
patent: 6256216 (2001-07-01), Lien et al.
patent: 6256241 (2001-07-01), Mehalel
patent: 6262907 (2001-07-01), Lien et al.
patent: 6262929 (2001-07-01), Miyatake et al.
patent: 6282113 (2001-08-01), DeBrosse
patent: 6292383 (2001-09-01), Worley
patent: 6324087 (2001-11-01), Pereira
patent: 6331942 (2001-12-01), Peterson
patent: 6341079 (2002-01-01), Chadwick
patent: 6343029 (2002-01-01), Kengeri et al.
patent: 6349049 (2002-02-01), Schoy
patent: 6362993 (2002-03-01), Henderson et al.
patent: 6370613 (2002-04-01), Diede et al.
patent: 6373738 (2002-04-01), Towler et al.
patent: 6430074 (2002-08-01), Srinivasan
patent: 6442061 (2002-08-01), Kong et al.
patent: 6452822 (2002-09-01), Chai et al.
patent: 6483733 (2002-11-01), Lines et al.
patent: 6499081 (2002-12-01), Nataraj et al.
patent: 6500706 (2002-12-01), Chi
patent: 6512682 (2003-01-01), Cohen et al.
patent: 6560670 (2003-05-01), Ichiriu
patent: 6563727 (2003-05-01), Roth et al.
patent: 6570794 (2003-05-01), Hokenmaier et al.
patent: 6597594 (2003-07-01), Waller
patent: 6597596 (2003-07-01), Gordon et al.
patent: 6646900 (2003-11-01), Tsuda et al.
patent: 6657880 (2003-12-01), Callahan
patent: 6697277 (2004-02-01), Towler et al.
patent: 6708250 (2004-03-01), Gillingham
patent: 6760241 (2004-07-01), Gharia
patent: 6785179 (2004-08-01), Bull et al.
patent: 6795325 (2004-09-01), Inoue
patent: 6803610 (2004-10-01), Koolhaas et al.
patent: 6804134 (2004-10-01), Proebsting et al.
patent: 6807077 (2004-10-01), Noda et al.
patent: 6879504 (2005-04-01), Lien et al.
patent: 6888730 (2005-05-01), Foss et al.
patent: 6900999 (2005-05-01), Yen et al.
patent: 6901000 (2005-05-01), Ichiriu et al.
patent: 6906937 (2005-06-01), Nataraj
patent: 7154764 (2006-12-01), Nataraj
patent: 7319602 (2008-01-01), Srinivasan et al.
patent: 7355890 (2008-04-01), Wen
patent: 7545661 (2009-06-01), Srinivasan et al.
patent: 2003/0002351 (2003-01-01), Beer et al.
patent: 2003/0070039 (2003-04-01), Gillingham
patent: 2003/0123269 (2003-07-01), Gillingham et al.
patent: 2010/0271854 (2010-10-01), Chu

Affiliated with

Also associated with

Rating

Memory device having bit line leakage compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device having bit line leakage compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having bit line leakage compensation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2651426