Static information storage and retrieval – Interconnection arrangements
Patent
1998-06-16
2000-11-28
Nguyen, Tan T.
Static information storage and retrieval
Interconnection arrangements
365 72, 365190, G11C 506
Patent
active
061543861
ABSTRACT:
A memory device includes a plurality of bit lines, with each bit line serving at least one respective memory cell. A plurality of input/output lines are connected and parallel to the bit lines. The input/output lines allow data to be placed upon or extracted from the bit lines. Because the I/O lines are positioned parallel, rather than perpendicular, to the bit lines, the surface area required to implement the memory device does not increase in proportion to the number of bit lines provided. Accordingly, a relatively wide data path can be implemented on the memory device without significantly increasing the amount of surface area.
REFERENCES:
patent: 5227697 (1993-07-01), Sakagami
patent: 5233560 (1993-08-01), Foss et al.
patent: 5355343 (1994-10-01), Shu et al.
patent: 5367488 (1994-11-01), An
patent: 5418737 (1995-05-01), Tran
patent: 5475642 (1995-12-01), Taylor
patent: 5485419 (1996-01-01), Campbell
patent: 5561630 (1996-10-01), Katoh et al.
patent: 5621679 (1997-04-01), Seo et al.
patent: 5875140 (1999-02-01), Merritt et al.
patent: 5894440 (1999-04-01), Tsukude et al.
G-Link Technology
Nguyen Tan T.
Woo Philip
LandOfFree
Memory device having a wide data path does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having a wide data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having a wide data path will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1732182