Static information storage and retrieval – Powering
Patent
1978-04-11
1979-04-03
Fears, Terrell W.
Static information storage and retrieval
Powering
365191, 365229, G11C 1300
Patent
active
041480996
ABSTRACT:
A circuit for reducing the number of external pins or terminals on a memory device includes a counter circuit which periodically causes the signal on a first external pin to be provided to the power terminal of an internal power supply within the memory device and, at the same time, causes the ground level signal on a second external pin to be provided to the ground terminal of the internal power supply. At other times during the receipt of signals on the two external pins, the signal on the first pin provides both memory select and clocking functions and the signal on the second pin provides memory mode select, address, and data input and output functions.
REFERENCES:
patent: 3786277 (1974-01-01), Bosse
patent: 3851221 (1974-11-01), Beaulieu
patent: 3975714 (1976-08-01), Weber et al.
Lauffer Donald K.
Ward William P.
Cavender J. T.
Dugas Edward
Fears Terrell W.
Jewett Stephen F.
NCR Corporation
LandOfFree
Memory device having a minimum number of pins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device having a minimum number of pins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device having a minimum number of pins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1749772