Memory device column address selection lead layout

Static information storage and retrieval – Interconnection arrangements – Magnetic

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365 72, 257758, G11C 508

Patent

active

054854199

ABSTRACT:
A semiconductor memory device (20) includes N bitlines (31, 32, 33, 34) addressable by a partially decoded column address, wherein N is greater two. A column address selection lead (YSEL) has plural segments, each of which overlays a length of one of the bitlines. Each segment of the column address selection lead overlays no more than approximately 1/N of the length of a bitline. Adjacent column address selection leads are separated by approximately the pitch of N-1 bitlines.

REFERENCES:
patent: 4941031 (1990-07-01), Kumagai
patent: 5014110 (1991-05-01), Satoh

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory device column address selection lead layout does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device column address selection lead layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device column address selection lead layout will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-314684

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.