Memory device and method of controlling the same

Details Memory device and method of controlling the same Memory device and method of controlling the same

2007-07-03

2007-07-03

Phung, Anh (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

C365S233100, C365S191000

Reexamination Certificate

active

11342013

ABSTRACT:
In a single data rate (SDR) mode, logic level transitions of a data condition prior-determination signal RDYO are outputted to an output terminal (O) in response to an internal clock signal CKI. A ready signal RDY is outputted in synchronization with the internal clock signal CKI following a logic level transition of the data condition prior-determination signal RDYO. In a double data rate (DDR) mode, on the other hand, a toggle signal is outputted to the output terminal (O) in correspondence with the internal clock signal CKI following a logical level transition of the data condition prior-determination signal RDYO. After the internal clock signal CKI following the logical level transition of the data condition prior-determination signal RDYO, a strobe signal DQS is outputted in synchronization with the internal clock signal CKI. The ready signal RDY is outputted at the data condition informing terminal (X) in SDR mode while, on the other hand, the strobe signal DQS is outputted at the data condition informing terminal (X) in DDR mode.

REFERENCES:
patent: 5892730 (1999-04-01), Sato et al.
patent: 6151236 (2000-11-01), Bondurant et al.
patent: 6151271 (2000-11-01), Lee
patent: 6198688 (2001-03-01), Choi
patent: 6337832 (2002-01-01), Ooishi et al.
patent: 6947334 (2005-09-01), Shin
patent: 2002/0064072 (2002-05-01), Ooishi et al.
patent: 2003/0103407 (2003-06-01), Ooishi et al.
patent: 2004/0047220 (2004-03-01), Itoh
patent: 2005/0117446 (2005-06-01), Shimbayashi
patent: 10-334659 (1998-12-01), None
patent: 11-213668 (1999-08-01), None
patent: 2000-067577 (2000-03-01), None
patent: 2000-353382 (2000-12-01), None
patent: 2001-283587 (2001-10-01), None
patent: 2002-152052 (2002-05-01), None
patent: 2003-059298 (2003-02-01), None
patent: 2004-103061 (2004-04-01), None
patent: 2004-145999 (2004-05-01), None
patent: 2004-206832 (2004-07-01), None

Affiliated with

Also associated with

Rating

Memory device and method of controlling the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device and method of controlling the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method of controlling the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3787296