Static information storage and retrieval – Floating gate – Disturbance control
Reexamination Certificate
2010-03-15
2011-11-22
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Disturbance control
C365S185240, C365S185030, C365S185170, C365S185120
Reexamination Certificate
active
08064251
ABSTRACT:
A non-volatile memory device programs memory cells in each row in a manner that minimizes the coupling of spurious signals. A control logic unit programs the cells in a row using a set of bit state assignments chosen by evaluating data that are to be written to the cells in the row. The control logic unit performs this evaluation by determining the number of cells in the row that will be programmed to each of a plurality of bit states corresponding to the write data. The control logic unit then selects a set of bit state assignments that will cause the programming level assigned to each bit state to be inversely proportional to the number of memory cells in the row that are programmed with the bit state. The selected set of bit states is then used to program the memory cells in the row.
REFERENCES:
patent: 5428570 (1995-06-01), Iwahashi
patent: 5557570 (1996-09-01), Iwahashi
patent: 5801992 (1998-09-01), Hirano
patent: 6002614 (1999-12-01), Banks
patent: 6011716 (2000-01-01), Banks
patent: 6014327 (2000-01-01), Banks
patent: 6058060 (2000-05-01), Wong
patent: 6100752 (2000-08-01), Lee et al.
patent: 6118692 (2000-09-01), Banks
patent: 6246613 (2001-06-01), Banks
patent: 6353554 (2002-03-01), Banks
patent: 6381172 (2002-04-01), Banks
patent: 6434050 (2002-08-01), Banks
patent: 6714455 (2004-03-01), Banks
patent: 6847555 (2005-01-01), Toda
patent: 6999366 (2006-02-01), Perner et al.
patent: 7006380 (2006-02-01), Toda
patent: 7006384 (2006-02-01), Banks
patent: 7068542 (2006-06-01), Banks
patent: 7457155 (2008-11-01), Nazarian
patent: 7697324 (2010-04-01), Nazarian
patent: 2008/0055984 (2008-03-01), Nazarian
patent: 0899746 (1999-03-01), None
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Tran Andrew Q
LandOfFree
Memory device and method having charge level assignments... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device and method having charge level assignments..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method having charge level assignments... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4283814