Memory device and method for verifying information stored in...

Details Memory device and method for verifying information stored in... Memory device and method for verifying information stored in...

2006-07-19

2008-11-25

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read only systems

C365S185220, C365S185030

Reexamination Certificate

active

07457144

ABSTRACT:
A memory device comprises a plurality of first and second non-volatile memory cells arranged as an array. Each memory cell stores information. The memory device further comprises an access unit coupled to the array. The access unit stores information in the plurality of first and second non-volatile memory cells. The memory device further comprises a verifying unit coupled to the array. The verifying unit verifies the information stored in a group of the first and second memory cells by verifying only a subset of the group. The subset comprises at least one of the second memory cells.

REFERENCES:
patent: 6005805 (1999-12-01), Takeuchi
patent: 6011725 (2000-01-01), Eitan
patent: 6377488 (2002-04-01), Kim et al.
patent: 6871258 (2005-03-01), Micheloni et al.
patent: 2006-185585 (2006-07-01), None

Affiliated with

Also associated with

Rating

Memory device and method for verifying information stored in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device and method for verifying information stored in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method for verifying information stored in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4036240