Electrical computers and digital processing systems: multicomput – Multicomputer data transferring via shared memory – Partitioned shared memory
Reexamination Certificate
2005-06-28
2005-06-28
Winder, Patrice (Department: 2145)
Electrical computers and digital processing systems: multicomput
Multicomputer data transferring via shared memory
Partitioned shared memory
C709S234000
Reexamination Certificate
active
06912566
ABSTRACT:
The memory device, for the purpose of serial data transfer of binary data, is arranged between at least two subscribers of a data transmission system. The memory is divided into a multiplicity of memory objects, which are typically of the same size and some of which are organized to form FIFO structures. The FIFO structures are used to buffer the typically asynchronous access operations between the subscribers at different data transmission rates and with a certain data depth, and to thereby decouple them from one another. The data transfer is largely under data control and thus requires minimal computation complexity in a central processing unit. The memory objects of the memory can advantageously be operated flexibly and independently of one another, in four different operating modes.
REFERENCES:
patent: 4158235 (1979-06-01), Call et al.
patent: 4965794 (1990-10-01), Smith
patent: 5619653 (1997-04-01), Kawauchi
patent: 5623700 (1997-04-01), Parks et al.
patent: 5732286 (1998-03-01), Leger
patent: 5748923 (1998-05-01), Eitrich
patent: 5859980 (1999-01-01), Kalkunte
patent: 5884099 (1999-03-01), Klingelhofer
patent: 5931926 (1999-08-01), Yueng et al.
patent: 5941966 (1999-08-01), Gotze et al.
patent: 5987554 (1999-11-01), Liu et al.
patent: 0419067 (1991-03-01), None
patent: 97/33230 (1997-09-01), None
“Software-Controlled Wrap-Around Buffer”, IBM Technical Disclosure Bulletin, vol. 28, No. 12, May 1986, pp. 5314-5316.
Tam-Anh Chu et al.: “Design of VLSI Asynchronous FIFO Queues for Packet Communication Netowrks”, XP-000756967, IEEE, 1986, pp. 397-400.
“Can-Controller Area Network”, Wolfgang Lawrenz, Hüthif verlag, 1997, coverpage.
S.G. Tzafestas: “On the Design of Multi-Imput Periodic-Block-Output Buffers with Binonial Feedback”, XP-002123624, pp. 120-125.
Barrenscheen Jens
Fenzl Gunther
Greenberg Laurence A.
Mayback Gregory L.
Siemens Aktiengesellschaft
Stemer Werner H.
Winder Patrice
LandOfFree
Memory device and method for operating the memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory device and method for operating the memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method for operating the memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3485919