Memory device and method for operating a memory device

Details Memory device and method for operating a memory device Memory device and method for operating a memory device

2008-03-11

2008-03-11

Nguyen, Tuan T. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185050, C365S185180, C365S185030

Reexamination Certificate

active

11241817

ABSTRACT:
A memory device (1) includes a memory array (2). The memory array (2) has at least one memory area (5) that includes a plurality of conductive lines (3) and a plurality of memory cells (4) connected to the conductive lines (3). The conductive lines (3) are arranged at positions (n) within the memory area (5). The memory cells (4) are erasable and are programmable by application of an electrical programming pulse (P) supplied via a respective conductive line (3). The memory device (1) is constructed such that for programming of a memory cell (4) an electrical programming pulse (P) is applied which has a programming pulse profile (PP) depending on the position (n) of a respective conductive line (3) to which the memory cell (4) is connected.

REFERENCES:
patent: 6490201 (2002-12-01), Sakamoto
patent: 2005/0057987 (2005-03-01), Khalid et al.
patent: 2007/0030732 (2007-02-01), Micheloni et al.
patent: 2007/0047314 (2007-03-01), Goda et al.

Affiliated with

Also associated with

Rating

Memory device and method for operating a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device and method for operating a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device and method for operating a memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3928106