Memory correction system

Details Memory correction system Memory correction system

1973-12-05

1976-01-20

Springborn, Harvey E.

Communications: electrical

Digital comparator systems

G06F 1300

Patent

active

039342271

ABSTRACT:
Correct data stored in an overlay memory register is furnished to a processor, instead of incorrect data stored in a fixed memory register addressed by the processor, by providing a mapping memory that is addressed simultaneously with the addressing of the overlay memory and the fixed memory. The mapping memory is connected with the overlay memory and the fixed memory such that the state of the addressed mapping memory register will enable either the fixed memory or the overlay memory to carry out a data transfer to the processor. The states of the mapping memory registers are preselected in accordance with knowledge of which of the fixed memory registers contains incorrect data. When the processor addresses a fixed memory register containing incorrect data, the state of the addressed mapping memory register will be such as to disable the fixed memory thereby precluding it from transferring incorrect data to the processor, and, simultaneously, to enable the overlay memory thereby allowing the addressed overlay memory register to transfer correct data to the processor.

REFERENCES:
patent: 3588830 (1971-06-01), Duda et al.
patent: 3659275 (1972-04-01), Marshall
patent: 3665426 (1972-05-01), Gross et al.
patent: 3753242 (1973-08-01), Townsend
patent: 3771137 (1973-11-01), Barner
patent: 3792441 (1974-02-01), Wymore

Affiliated with

Also associated with

Rating

Memory correction system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory correction system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory correction system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1701070