Boots – shoes – and leggings
Patent
1989-08-11
1993-02-16
Dixon, Joseph L.
Boots, shoes, and leggings
395275, 395425, 364DIG1, 364DIG2, G06F 1300, G06F 1314
Patent
active
051877791
ABSTRACT:
An asynchronous memory control Unit for asynchronously controlling access to and from system memory of a microcomputer system in response to control signals from conventional and state-of-the-art microcomputer I/O buses is described. The asynchronous memory control unit of the present invention operates cooperatively with a synchronous memory control unit which provides access to and from system memory in response to command signals from a microprocessor. Whenever the microprocessor controls the bus, the synchronous memory control unit is enabled; whenever the microprocessor is not controlled of the bus at main IO bus, the asynchronous control unit is enabled.
REFERENCES:
patent: 4438492 (1984-03-01), Harmon, Jr. et al.
patent: 4573118 (1986-02-01), Damouny et al.
patent: 4604689 (1986-08-01), Burger
patent: 4615017 (1986-09-01), Finlay et al.
W. E. Tutt, "Common I/O and Storage Interface", IBM Technical Disclosure Bulletin, vol. 19, #10, Mar. 1977, p. 3643.
Chips and Technologies, Inc., 3050 Zanker Road, San Jose, Calif. 95134, Preliminary Specification, Chips/280, Model 70/80 Compatible Chipset (16-, 20-, 25-, & 33-MHZ*).
Herring Jeffry V.
Jeddeloh Joseph M.
Larson Ronald J.
Dixon Joseph L.
Elmore Reba I.
Micral, Inc.
LandOfFree
Memory controller with synchronous processor bus and asynchronou does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller with synchronous processor bus and asynchronou, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with synchronous processor bus and asynchronou will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2153977