Memory controller with low skew control signal

Details Memory controller with low skew control signal Memory controller with low skew control signal

1995-09-12

1997-11-25

Butler, Dennis M.

395427, 395552, G06F 104

Patent

active

056921659

ABSTRACT:
An apparatus and a method are provided for delaying or skewing a control signal provided to an electronic device such as a memory device with an alignment delay, such that the overall delay associated with the alignment delay and the propagation delay associated with outputting the control signal to the electronic device substantially equals one or more integral cycles of a clock signal. As a result, the control signal received at the electronic device is substantially aligned with the clock signal. This results in synchronizing or realigning the asynchronously-generated control signal back into a synchronous environment. The apparatus and method have unique applicability when used in memory controllers and the like for handling memory accesses with one or more memory devices, in particular with memory devices having enhanced memory transfer modes or higher transfer speeds, where even a small amount of skew between a control signal and a clock signal may significantly degrade performance. A propagation delay, or delay factor, associated with outputting the control signal to the electronic device is computed based upon the process factor for the apparatus, as well as any temperature and/or voltage variations. In addition, the delay factor may be modified dynamically to account for real-time voltage and/or temperature variations.

REFERENCES:
patent: 4063308 (1977-12-01), Collins et al.
patent: 4503490 (1985-03-01), Thompson
patent: 4608669 (1986-08-01), Klara et al.
patent: 4954951 (1990-09-01), Hyatt
patent: 5239639 (1993-08-01), Fischer et al.
patent: 5247485 (1993-09-01), Ide
patent: 5255383 (1993-10-01), Lewis et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5276856 (1994-01-01), Norsworthy et al.
patent: 5276858 (1994-01-01), Oak et al.
patent: 5278803 (1994-01-01), Wanner
patent: 5280601 (1994-01-01), Desai et al.
patent: 5287472 (1994-02-01), Horst
patent: 5293468 (1994-03-01), Nye et al.
patent: 5293603 (1994-03-01), MacWilliams et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5301343 (1994-04-01), Alvarez
patent: 5305451 (1994-04-01), Chao et al.
patent: 5311483 (1994-05-01), Takasugi
patent: 5321666 (1994-06-01), Fukunaka et al.
patent: 5335206 (1994-08-01), Kawamoto
patent: 5384750 (1995-01-01), Lee
patent: 5386392 (1995-01-01), Cantiant et al.
patent: 5479647 (1995-12-01), Harness et al.
patent: 5572722 (1996-11-01), Vogley
patent: 5577236 (1996-11-01), Johnson et al.

Affiliated with

Also associated with

Rating

Memory controller with low skew control signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller with low skew control signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with low skew control signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2115807