Patent
1991-12-26
1994-01-04
Richardson, Robert L.
395275, G06F 104
Patent
active
052768589
ABSTRACT:
A memory controller apparatus for controlling access to a memory array from a microprocessor and a plurality of devices is described. The memory controller apparatus interfaces the microprocessor and the plurality of devices. The microprocessor functions asynchronously with the plurality of devices. The memory controller apparatus comprises a delay line circuitry coupled to receive a selected request for accessing the memory array from one of the microprocessor and the plurality of devices, the delay line means further including means for generating a plurality of memory timing control signals. The memory timing control signals are used for accessing the memory array. The delay line circuitry functions independently of any clock signal. The delay line circuitry is only triggered by the selected request. The memory controller apparatus further comprises a memory state circuitry coupled to the delay line circuitry for controlling sequence and timing of the memory timing control signals. The memory state circuitry is clocked by the memory timing control signals. A method of generating memory timing control signals in a memory controller apparatus is also described.
REFERENCES:
patent: 4496861 (1985-01-01), Bazes
patent: 4796232 (1989-01-01), House
patent: 4975605 (1990-12-01), Bazes
patent: 4994695 (1991-02-01), Bazes
patent: 5001671 (1991-03-01), Koo et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5168570 (1992-12-01), Eckert et al.
Carmel Erez
Heil Thomas
Murdoch Robert N.
Oak Jayawant V.
Walker Craig S.
Intel Corporation
Meky Moustafa
Richardson Robert L.
LandOfFree
Memory controller with integrated delay line circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller with integrated delay line circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with integrated delay line circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-315511