Memory controller with AC power reduction through...

Details Memory controller with AC power reduction through... Memory controller with AC power reduction through...

2002-01-08

2003-03-04

Nguyen, Tan T. (Department: 2818)

Static information storage and retrieval

Addressing

Sequential

C365S227000

Reexamination Certificate

active

06529442

ABSTRACT:

FIELD OF THE INVENTION
The field of invention relates to electrical circuitry in general; and, more specifically, to memory controller circuits.
BACKGROUND
Memory controller circuits can be used in a variety of computer systems (e.g., desktop personal computers, notebook computers, personal digital assistants, etc.) to facilitate the computer system's processor in accessing memory chips. These memory chips may include random access memory (RAM) chips. For example, a memory controller can have an interface for connecting to one or more dynamic RAM (DRAM) chips such as, for example, synchronous DRAM (SDRAM) chips. The memory controller uses this memory interface to route data between the processor and RAM chips and to send address and control signals to the RAM chips. The control signals for accessing a RAM chip typically include row address strobe (RAS), column address strobe (CAS), write enable (WE) and chip select (CS) signals.
As in other electrical interfaces, the memory interface of a memory controller dissipates power during transitions (also referred to herein as toggling) of the interface signals. For example, in conventional memory controllers, during each memory cycle, the memory interface will drive the address and control signals at the beginning of the cycle and then return the signals to an idle state near the end of the cycle. For control signals, the idle state may be a logic high level, while for address signals, the idle state may a logic low level. Nevertheless, whatever the logic level of the idle state, returning these signals to the idle state generally causes toggling of many of these signals. As previously described, toggling results in power dissipation, which is generally undesirable in computer system applications and especially in battery-powered computer systems such as notebook computers and personal digital assistants. In addition, simultaneous toggling of such signals can result in increased noise and peak power dissipation. This problem can be further exacerbated in controllers for use with multiple system buses.


REFERENCES:
patent: 5473572 (1995-12-01), Margeson
patent: 5637932 (1997-06-01), Koreeda et al.
patent: 5848022 (1998-12-01), Jiang
patent: 6111812 (2000-08-01), Gans et al.
patent: 6233661 (2001-05-01), Jones et al.
patent: 6269433 (2001-07-01), Jones et al.

Affiliated with

Also associated with

Rating

Memory controller with AC power reduction through... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller with AC power reduction through..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with AC power reduction through... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3076787