Memory controller, memory control method, rate conversion...

Details Memory controller, memory control method, rate conversion... Memory controller, memory control method, rate conversion...

2011-01-11

2011-01-11

Poon, King Y (Department: 2625)

Facsimile and static presentation processing

Static presentation processing

Attribute control

C358S001160, C358S001170, C358S001200, C358S003070, C358S003200, C358S523000

Reexamination Certificate

active

07869085

ABSTRACT:
A luminance signal Ya and a color-difference signal Ua/Va constituting an input image signal is transferred to a frame memory (first memory) in the unit of line synchronously with its horizontal synchronous signal and written therein. A memory TG211reads out a read-out request RRQ. The cycle of this request RRQ is a time computed based on a single vertical effective period of an output image signal Sc and the number of lines objective for rate conversion of an input image signal Sa. The luminance signal Ya and color-difference signal Ua/Va are transferred in the unit of line from the frame memory to rate conversion units (second memory) through buffers. There occurs no deflection in this transfer cycle and in each transfer cycle, the stable data transmission band can be secured.

REFERENCES:
patent: 5038218 (1991-08-01), Matsumoto
patent: 5208583 (1993-05-01), Cusick et al.
patent: 5461420 (1995-10-01), Yonemitsu et al.
patent: 6031546 (2000-02-01), Shimizu
patent: 6057889 (2000-05-01), Reitmeier et al.
patent: 6115537 (2000-09-01), Yamada et al.
patent: 6396507 (2002-05-01), Kaizuka et al.
patent: 6400903 (2002-06-01), Conoval
patent: 6427157 (2002-07-01), Webb
patent: RE38227 (2003-08-01), Sugiyama et al.
patent: 6839154 (2005-01-01), Ohtsu
patent: 7154539 (2006-12-01), Nishimura et al.
patent: 2003/0011821 (2003-01-01), Obata et al.
patent: 2003/0123074 (2003-07-01), Imai et al.
patent: 2003/0137683 (2003-07-01), Mochizuki et al.
patent: 2003/0156128 (2003-08-01), Ito
patent: 2003/0169247 (2003-09-01), Kawabe et al.
patent: 2003/0179419 (2003-09-01), Abe
patent: 2004/0213542 (2004-10-01), Hamasaka et al.
patent: 07-225562 (1995-08-01), None
patent: 7-225562 (1995-08-01), None
patent: 8-328941 (1996-12-01), None
patent: 10-333659 (1998-12-01), None
patent: 2000-227895 (2000-08-01), None
patent: 2000-341585 (2000-12-01), None
patent: 2001-36871 (2001-02-01), None
patent: 2002-500479 (2002-01-01), None
patent: 4264641 (2009-02-01), None
patent: 4265342 (2009-02-01), None
Office Action issued Aug. 19, 2010, in Japanese Patent Application No. 2003-295511, filed Aug. 19, 2003.

Affiliated with

Also associated with

Rating

Memory controller, memory control method, rate conversion... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller, memory control method, rate conversion..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller, memory control method, rate conversion... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2734914