Memory controller having precharge prediction based on processor

Details Memory controller having precharge prediction based on processor Memory controller having precharge prediction based on processor

1994-10-14

1997-05-27

Chan, Eddie P.

Static information storage and retrieval

Magnetic bubbles

Guide structure

395432, 3652385, G06F 1206

Patent

active

056341121

ABSTRACT:
A memory controller which provides a series of queues between the processor and the PCI bus and the memory system. Memory coherency is maintained in two different ways. Before any read operations are accepted from the PCI bus, both of the posting queues must be empty. A content addressable memory (CAM) is utilized as the PCI to memory queue. When the processor performs a read request, the CAM is checked to determine if one of the pending write operations in the PCI to memory queue is to the same address as the read operation of the processor. If so, the read operation is not executed until the PCI memory queue is cleared of the write. To resolve the problem of aborting a Memory Read Multiple operation, an abort signal from the PCI bus interface is received and as soon thereafter as can be done the read ahead cycle is terminated, even though the read ahead cycle has not fully completed. The memory controller has improved prediction rules based on whether the cycle is coming from the processor or is coming from the PCI bus to allow more efficient precharging when PCI bus cycles are used. The memory controller is highly programmable for multiple speeds and types of processors and several speeds of memory devices. The memory controller includes a plurality of registers that specify number of clock periods for the particular portions of a conventional DRAM cycle which are used to control state machine operations.

REFERENCES:
patent: 4933910 (1990-06-01), Olson et al.
patent: 5218681 (1993-06-01), Gephardt et al.
patent: 5253214 (1993-10-01), Herrmann
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5469558 (1995-11-01), Lieberman et al.
Intel Corporation Cache and DRAM Controller (CDC)S82424TX, Revision 1., pp. 44-45.
Peripheral Components 1993 (INTEL), pp. 1-522; 1-567 to 1-570 (Oct. 1992).
Peripheral Component Interconnect (INTEL), 82420 PCIset Cache/Memory Subsystem (May 1993), pp. 23, 69-70.

Affiliated with

Also associated with

Rating

Memory controller having precharge prediction based on processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller having precharge prediction based on processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller having precharge prediction based on processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2337272