Memory controller having flip-flops for synchronously generating

Details Memory controller having flip-flops for synchronously generating Memory controller having flip-flops for synchronously generating

1995-03-13

1996-12-17

Harvey, Jack B.

Static information storage and retrieval

Magnetic bubbles

Guide structure

395494, 395881, 365193, 365233, G06F 1202, G11C 700, G11C 800

Patent

active

055862861

ABSTRACT:
A memory controller which makes maximum use of any processor pipelining and runs a large number of cycles concurrently. The memory controller takes advantages of different speed memory devices by operating each memory device at optimal speed. The functions are performed by a plurality of simple, interdependent state machines, each responsible for one small portion of the overall operation. As each state machine has completed its function, it notifies a related state machine that it can now proceed and thereafter waits for its next start or proceed indication. The next state machine operates in a similar fashion. The state machines responsible for the earlier portions of a cycle have started their tasks on the next cycle before the state machines responsible for the later portions of the cycle have completed their tasks. The memory controller is logically organized as three main blocks, a front end block, a memory block and a host block, each being responsible for interactions with its related bus and components and interacting with the various other blocks for handshaking. The memory system includes a single chip comprising a plurality of flip-flops which provides all of the address and control signals to a memory device so that a clock cycle can be saved because of reduced skew of the signals. These flip-flops are synchronously clocked by a common clock and provide the final output of the address and control signals for the DRAM devices.

REFERENCES:
patent: 4014006 (1977-03-01), Sorensen et al.
patent: 4615017 (1986-09-01), Finlay et al.
patent: 4694197 (1987-09-01), Sprague
patent: 5179667 (1993-01-01), Iyer
patent: 5218686 (1993-06-01), Thayer
patent: 5289584 (1994-02-01), Thome et al.
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5327390 (1994-07-01), Takasugi
patent: 5333293 (1994-07-01), Bonella
patent: 5353423 (1994-10-01), Hamid et al.
C. H. Chan, et al., A CMOS Multi-Mode Data Acquisition System Implemented Using a Workstation Based VLSI Design Environment, IEEE, Electronicom '85, 10/6-11/85, pp. 28-31.
IBM Technical Disclosure Bull., Direct, Asynchronous and Synchronous Storage Card, vol. 29, No. 4, Sep. 1986, pp. 1452-1456.

Affiliated with

Also associated with

Rating

Memory controller having flip-flops for synchronously generating does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller having flip-flops for synchronously generating, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller having flip-flops for synchronously generating will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1999849