Memory controller for use with write-back cache system and multi

Details Memory controller for use with write-back cache system and multi Memory controller for use with write-back cache system and multi

1991-06-21

1994-10-04

Dixon, Joseph L.

Boots, shoes, and leggings

3642384, 3642402, 3642434, 3642601, 364DIG1, 395400, G06F 1200

Patent

active

053534239

ABSTRACT:
A computer system incorporating a memory controller which is capable of working with a write-back cache which operates using burst operations and with ISA and EISA bus masters. A state machine is provided for use with the cache controller and a state machine is provided for use with the EISA and ISA bus masters. When a bus master has requested data which is present only in the cache controller and a write-back operation must be performed, the memory controller halts the operation of the EISA and ISA bus masters until the data can be fully written back by the cache controller. In the case of an EISA bus master, this halting operation is performed by stretching the clocking signal which forms the synchronizing signal for the EISA bus. In the case of ISA bus masters, this halting is done by providing a wait state indication to the ISA bus masters. The state machine responsible for the memory controller cooperating with the bus masters is paused and the state machine for the cache controller is activated. The bus master state machine is paused until the cache controller state machine has completed all transfer operations and the data is fully contained in the main memory.

REFERENCES:
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5043886 (1991-08-01), Witek et al.
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5113514 (1992-05-01), Albonesi et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5136594 (1992-08-01), Sharp
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5191657 (1993-03-01), Ludwig et al.
patent: 5193163 (1993-03-01), Sanders et al.
patent: 5195089 (1993-03-01), Sindhu et al.

Affiliated with

Also associated with

Rating

Memory controller for use with write-back cache system and multi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller for use with write-back cache system and multi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for use with write-back cache system and multi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-589243