Memory controller for reading data from synchronous RAM

Details Memory controller for reading data from synchronous RAM Memory controller for reading data from synchronous RAM

1994-12-30

1996-11-19

Heckler, Thomas M.

395405, G06F 1200

Patent

active

055772366

ABSTRACT:
A memory controller reads data from a memory bank of synchronous RAM during a small and variable data valid window, by compensating for delays in receiving the data caused by memory loading, chip and card manufacturing process variations, and the like. The memory controller includes a system clock driver to supply the memory bank with a clock reference signal. A sampling clock provides an assortment of sampling clock signals duplicative of the system clock signal, with various delays. A command driver initiates Read operations in the memory bank by relaying Read command signals to the memory bank. In response to the level of memory loading, such as the number of memory modules present in the memory bank, a clock selector directs a selected one of the sampling clock signals to a delay module, which replicates any delay the system clock driver may have. If desired, an additional, user-selectable supplementary delay unit may be used to increase the delay provided by the delay module, thereby increasing or offsetting the delay of the selected sampling clock signal. The delay module provides a delayed clock signal to synchronize receipt of Read data signals from the memory bank at a clocked latch, enabling the latch to receive the Read data signals during the appropriate data valid window. Specifically, the latch is activated by receipt of Read command signals, which may be coordinated, for example, with the rising edge of the delayed clock signal. The latched Read data signals are then available for use by other logic circuitry.

REFERENCES:
patent: 4691302 (1987-09-01), Mattausch
patent: 4734888 (1988-03-01), Tielert
patent: 4740924 (1988-04-01), Tielert
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5179667 (1993-01-01), Iyer
patent: 5193165 (1993-03-01), Eikill et al.
patent: 5193193 (1993-03-01), Iyer
patent: 5253357 (1993-10-01), Allen et al.
patent: 5260892 (1993-11-01), Testa
patent: 5265218 (1993-11-01), Testa et al.
patent: 5270964 (1993-12-01), Bechtolsheim et al.
patent: 5272664 (1993-12-01), Alexander et al.
patent: 5276858 (1994-01-01), Oak et al.
patent: 5278967 (1984-01-01), Curran
patent: 5283877 (1994-02-01), Gastinel et al.
patent: 5287327 (1994-02-01), Takasugi
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5311483 (1994-05-01), Takasugi
IBM Technical Disclosure Bulletin, vol. 31, No. 9, Feb. 1989, entitled "Programmable Memory Controller".
IBM Technical Disclosure Bulletin, vol. 33, No. 6A, Nov. 1990, entitled "Self-Configuring Lookup-Table-Controller Dram Memory Controller".
IBM Technical Disclosure Bulletin, vol. 33, No. 6A, Nov. 1990, entitled "Optimum Timing Auto-Configurable Microcoded Memory Controller".

Affiliated with

Also associated with

Rating

Memory controller for reading data from synchronous RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller for reading data from synchronous RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for reading data from synchronous RAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-549481