Boots – shoes – and leggings
Patent
1996-12-17
1998-02-24
Swann, Tod R.
Boots, shoes, and leggings
39549701, 395481, 364DIG1, 3642384, 36523001, 36523002, 365233, G06F 1200, G06F 1300
Patent
active
057218609
ABSTRACT:
The present invention provides a method and apparatus in a memory controller coupled between a system bus and memory for independently supporting one of a Synchronous DRAM (SDRAM) and an Asynchronous DRAM (ADRAM) memory type via common signal pins. According to the preferred embodiment, the memory controller comprises memory control logic for generating both SDRAM and ADRAM memory interface signals and multiplexing means for selecting as output onto common signal pins either set of interface signals depending upon a memory type setting programmed within a configuration register. The memory control logic comprises at least a request processor in addition to two memory state machines, one for SDRAM and the other for ADRAM memory operations. When a system bus request is received by the request processor, it is assigned to a request state machine which interacts with both the SDRAM state machine and the ADRAM state machine to generate two sets of memory interface signals in addition to two sets of internal control signals. The sets of signals are input to a multiplexor provided for each type of control signals (i.e., memory interface and internal control), which multiplexors are controlled by the memory type select signal output from the configuration register. Based on the memory type setting programmed into the configuration registers, the appropriate sets of memory interface and internal control signals (i.e., either SDRAM or ADRAM) are selected for output to the memory array and to other units of the memory controller, respectively.
REFERENCES:
patent: 4908789 (1990-03-01), Blokkum et al.
patent: 5040153 (1991-08-01), Fung et al.
patent: 5175835 (1992-12-01), Beighe et al.
patent: 5237672 (1993-08-01), Ing-Simmons et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5276843 (1994-01-01), Tillinghast et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5307320 (1994-04-01), Farrer et al.
"Configurations for Solid State Memories," JEDEC Standard No. 21-C, Release 6, Jan. 1996, Electronic Industries Association Engineering Department.
"16Mbit Synchronous DRAM," NEC Corporation, Mar. 31, 1994.
"Single Chip PCI Bridge And Memory Controller For PowerPC.TM. Microprocessors," Michael J. Garcia, Brian K. Reynolds, Motorola Incorporated, 1993 IEEE, pp. 409-412.
"A New Era of Fast Dynamic RAMs," Fred Jones, United Memories, Inc., IEEE Spectrum Oct. 1992, pp. 43-45 and 48-49.
"16-Mb Synchronous DRAM with 125/MByte/s Data Rate," Yunho Choi, Myungho Kim, et al., IEEE Journal of Solid-State Circuits, vol. 29, No. 4, Apr. 1994, pp. 529-533.
"Single Chip PCI Bridge And Memory Controller For PowerPC.TM. Microprocessors" M. Garcia, B. Reynolds, 1994 IEEE 16MB SDRAM with 125-MBytels Data Rate, Yunho Choi, et al., Apr. 1994 IEEE J. of Solid State Circuits.
"New Era of Fast Dynamic RAMS", IEEE Spetrum Oct. 1992.
"The Metaflow Architecture", pp. 10 -13 and 63 -73, by Val Popescu, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner, and David Isaman, IEEE Micro, 1991.
Ron Wilson; "Bottlenecks the Hot Topic at IC Confab", EE Times, Issue 811, Aug. 22, 1994, pp. 1 and 84.
Holman Thomas J.
Stolt Patrick F.
Intel Corporation
Swann Tod R.
Thai Tuan V.
LandOfFree
Memory controller for independently supporting synchronous and a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller for independently supporting synchronous and a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for independently supporting synchronous and a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1880862