Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2011-07-19
2011-07-19
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230090, C365S239000
Reexamination Certificate
active
07983111
ABSTRACT:
A memory controller for controlling a memory that operates in synchronization with a clock signal, wherein the memory sequentially outputs data of addresses starting from a target address in synchronization with the clock signal after receiving a read command and the target address, the memory controller includes a supply control module that performs a supply process for supplying data inside the memory corresponding to a request address to an external device, in response to a read request designating the request address which is transmitted from the external device, wherein the supply process includes a supply process using a sequential mode, and wherein the supply process using the sequential mode includes a process for acquiring data to be supplied to the external device from the memory in response to read requests by repeatedly stopping and restarting supply of the clock signal without supplying the read command and the target address to the memory, in a case where a plurality of consecutive request addresses are sequentially designated one after another by a plurality of the consecutive read requests and a process for supplying requested data from among data acquired in responseto the plurality of the read requests to the external device.
REFERENCES:
patent: 5343425 (1994-08-01), Saito et al.
patent: 5652856 (1997-07-01), Santeler et al.
patent: 6397312 (2002-05-01), Nakano et al.
patent: 6490225 (2002-12-01), Millar et al.
patent: 6633965 (2003-10-01), Rentschler et al.
patent: 6965530 (2005-11-01), Shimbayashi
patent: 7254090 (2007-08-01), Hara et al.
patent: 2004/0054852 (2004-03-01), Nain et al.
patent: 2005/0283598 (2005-12-01), Gaskins et al.
patent: 5-274864 (1993-10-01), None
patent: 6-274410 (1994-09-01), None
patent: 11-273370 (1999-10-01), None
patent: 2000-285685 (2000-10-01), None
patent: 2003-051194 (2003-02-01), None
patent: 2003-068100 (2003-03-01), None
patent: 2004-206832 (2004-07-01), None
patent: 2006-155303 (2006-06-01), None
Nguyen Tan T.
Nutter & McClennen & Fish LLP
Penny, Jr. John J.
Seiko Epson Corporation
LandOfFree
Memory controller for controlling memory and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller for controlling memory and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for controlling memory and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2623339