Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1995-06-06
1997-04-08
Nelms, David C.
Static information storage and retrieval
Addressing
Plural blocks or banks
36523006, 36523004, G11C 800
Patent
active
056194714
ABSTRACT:
A system and method for controlling DRAM is described. According to exemplary embodiments of the present invention, a memory subsystem can be populated by end users with any of a variety of DRAM chips. A memory controller will size each memory bank and determine whether paired memory banks are to be configured as interleaved or non-interleaved based upon the detected DRAM population. Bank selection logic is designed to account for both size and status (interleaved or non-interleaved) when determining which memory bank contains a memory location of interest. Row and column addressing is selected to minimize decoding of an incoming system address and reduce DRAM access time.
REFERENCES:
patent: 4800535 (1989-01-01), McAlpine
patent: 5051889 (1991-09-01), Fung et al.
patent: 5237672 (1993-08-01), Ing-Simmons et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5272664 (1993-12-01), Alexander et al.
patent: 5278801 (1994-01-01), Dresser et al.
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5341494 (1994-08-01), Thayer et al.
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5371866 (1994-12-01), Cady
patent: 5386383 (1995-01-01), Raghavachari
patent: 5392252 (1995-02-01), Rimpo et al.
AM29200.TM. Risc Microcontroller User's Manual and Data Sheet, pp. 9-1 thru 9-10 (Chapter 9, DRAM Controller) Nov. 1991.
Apple Computer Inc.
Hoang Huan
Nelms David C.
LandOfFree
Memory controller for both interleaved and non-interleaved memor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory controller for both interleaved and non-interleaved memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for both interleaved and non-interleaved memor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2401599