Memory control with dynamic driver disabling

Details Memory control with dynamic driver disabling Memory control with dynamic driver disabling

2001-09-28

2003-01-21

Ho, Hoai (Department: 2818)

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

C365S189050, C365S195000

Reexamination Certificate

active

06510099

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to the field of computer systems. More particularly, the present invention relates to the field of memory control for computer systems.
BACKGROUND
The performance of a typical computer system is dependent on memory bandwidth, the speed at which a processor can access memory. The performance of mobile computer systems, however, is also dependent on power consumption which determines battery life. One common type of memory used in computer systems is synchronous data random access memory (SDRAM). The speed of SDRAM has increased substantially with the development of double data rate (DDR) SDRAM, which increases memory bandwidth by exchanging data on both rising and falling edges of a clock signal.
Because DDR SDRAM devices exchange data on both rising and falling edges of a clock signal, the frequency of signals on the interface lines has increased. As signal frequency increases, the likelihood of problems due to ringing and reflections on interface lines increases. As an example, reflections of a signal on a data line may result in erroneous data read from or written to a memory device. To ensure noise immunity and signal integrity on interface lines, DDR SDRAM devices utilize a terminated bus interface, called stub series terminated logic (SSTL).
DDR SDRAM devices are capable of being placed in a low power state by de-asserting a clock enable (CKE) signal to the devices. When the CKE signal is de-asserted, the devices draw less current, in part, by disabling input buffers for input signals except CKE and clock signals. In an effort to reduce power consumption, some mobile systems that use DDR SDRAM devices place the devices in a low power state when they are not accessed for a certain amount of time, thereby disabling input buffers for the devices. However, power is still consumed by the memory controller while a direct current (DC) voltage value is maintained on their inputs, due to termination requirements of SSTL. Because the DC voltage value on their inputs is not important when the input buffers are disabled, power consumed by the memory controller and termination resistors to maintain a valid DC voltage value is wasted.


REFERENCES:
patent: 5798969 (1998-08-01), Yoo et al.
patent: 5933623 (1999-08-01), Umemura et al.
patent: 6182177 (2001-01-01), Harriman
patent: 6212611 (2001-04-01), Nizar et al.
Intel Corporation; Intel 815 Chipset Family: 82815EP and 82815P Memory Controller Hub (MCH); Mar. 2001; 137 pages; ftp://download.intel.com/design/chipsets/datashts/29069302.pdf.
Micron Technology, Inc.; Double Data Rate (DDR) SDRAM MT46V2M32—512K x 32 x 4 banks; Rev. Mar. 2001; 64 pages; http://images.micron.com/pdf/datasheets/dram/2M32DDR-07.pdf.
Electronics Industries Alliance Jedec Solid State Technology Association; Double Data Rate (DDR) SDRAM Specification; JEDEC Standard No. 79; Jun. 2000; 77 pages; http://www.jedec.org/DOWNLOAD/jdec/JESD79R1.pdf.
Rambus Incorporated; Direct RDRAM 128/144-Mbit (256Kx16/18x32s); Document DL0059; Version 1.11; 66 pages; http://www.rambus.com/developer/downloads/rdram.128s0059-1.11.book.pdf.
Electronics Industries Alliance JEDEC Solid State Technology Division; Stub Series Terminated Logic for 2.5 volts (SSTL_2); JEDEC Standard No. 8-9; Sep. 1998; 21 pages; http://www.jedec.org/DOWNLOAD/jdec/JESD8-9.pdf.
Fairchild Semiconductor Corporation; AN-5016 Double Data Rate Support ICs; Dec. 2000; 9 pages; http://www.fairchildsemi.com/an/AN/AN-5016.pdf.

Affiliated with

Also associated with

Rating

Memory control with dynamic driver disabling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory control with dynamic driver disabling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control with dynamic driver disabling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3021205