Patent
1994-11-22
1997-04-22
Chan, Eddie P.
395432, G06F 1314
Patent
active
056236387
ABSTRACT:
A system is disclosed for minimizing delays for critical timing parameters during DRAM transactions. The present invention comprises a modified memory control unit which includes a programmable DRAM edge generator for increasing the resolution times for assertion of DRAM control signals that operates using both edges of the memory clock. The memory control unit (or MCU) includes configuration registers that are configured during system initialization by the BIOS to set desired delay times for critical DRAM timing parameters, such as assertion of the row address strobe (RAS) signal, the assertion of the column address strobe (CAS) signal, and the timing of the switch from the row address to the column address. The DRAM edge generator includes shifter delay circuits that control the timing of the control signals based upon the status of the configuration registers. The shifter delay circuits also receives an enable signal from the DRAM controller, a precharge signal from a bank precharge counter, and bank and byte select signals from the DRAM address router.
REFERENCES:
patent: 4596004 (1986-06-01), Kaufman
patent: 4695967 (1987-09-01), Kodama et al.
patent: 5274796 (1993-12-01), Conner
patent: 5384750 (1995-01-01), Lee
patent: 5479647 (1995-12-01), Harness et al.
Advanced Micro Devices , Inc.
Chan Eddie P.
Ellis Kevin L.
Kivlin B. Noel
LandOfFree
Memory control unit with programmable edge generator to minimize does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control unit with programmable edge generator to minimize, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control unit with programmable edge generator to minimize will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-349382