Memory control system and picture decoder using the same

Details Memory control system and picture decoder using the same Memory control system and picture decoder using the same

1996-02-23

1998-03-17

Burgess, Glenton B.

Television

Image signal processing circuitry specific to television

With details of static storage device

348714, 348423, 348715, H04N 726

Patent

active

057293031

ABSTRACT:
In order to increase a coded data buffer size and provide an OSD area within a 16 Mbit memory for picture signals of NTSC and PAL systems, a display data area of the memory is made 2(N+1)/4N times a frame when a picture size is large.

REFERENCES:
patent: 4598284 (1986-07-01), Ikegami et al.
patent: 4980765 (1990-12-01), Kudo et al.
patent: 5353120 (1994-10-01), Lee
patent: 5386233 (1995-01-01), Keith
patent: 5623314 (1997-04-01), Retter et al.
Journal of Television Society of Japan, vol. 48, No. 1, pp. 44-49 (1994) entitled "MPEG 2/H.262" by Hiroshi Watanabe.
Vol. 48, No. 1, pp. 31-37 (1994) entitled "LSIs for Highly Efficient Video Coding" by Kiichi Matsuda et al.

Affiliated with

Also associated with

Rating

Memory control system and picture decoder using the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory control system and picture decoder using the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control system and picture decoder using the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-962533