Memory control method and apparatuses

Details Memory control method and apparatuses Memory control method and apparatuses

2006-03-21

2008-08-05

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S189070, C365S203000, C365S233100

Reexamination Certificate

active

07408832

ABSTRACT:
A memory control method, a memory controller, and a memory device implementing the method are provided. The memory controller controls the memory device comprising a plurality of banks, and a first row in a bank is activated for access. The memory controller receives a request for access of a second row in the bank and delivers a special command to the memory device. The memory device deactivates the first row and activates the second row upon receipt of the special command.

REFERENCES:
patent: 6510097 (2003-01-01), Fukuyama
patent: 6665224 (2003-12-01), Lehmann et al.
patent: 6826115 (2004-11-01), Lee et al.
patent: 6891393 (2005-05-01), Sugamoto et al.
patent: 7072228 (2006-07-01), Takahashi

Affiliated with

Also associated with

Rating

Memory control method and apparatuses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory control method and apparatuses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control method and apparatuses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4019227