Communications: electrical – Digital comparator systems
Patent
1974-11-21
1976-06-08
Fears, Terrell W.
Communications: electrical
Digital comparator systems
340173FF, 340173RC, 307221C, G11C 1300
Patent
active
039626890
ABSTRACT:
A control circuit for reading from, and writing into, a random access memory into which successive data entries are stored at addresses in sequential binary order. A scan generator provides a repeated sequence of all sequential binary order addresses to the memory, and the write-enable input of the memory is controlled in synchronism with the memory addressing by continuously comparing the desired addresses of next-date entries with the scan generator addressing output, and enabling the write function of the memory when these addressing signals are the same.
REFERENCES:
patent: 3772658 (1973-11-01), Sarlo
Fears Terrell W.
Kintzinger Warren H.
LandOfFree
Memory control circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1103393