Memory control circuit for a television receiver

Details Memory control circuit for a television receiver Memory control circuit for a television receiver

1980-01-29

1981-12-15

Ng, Jin F.

Telecommunications

Receiver or analog modulated signal frequency converter

Signal selection based on frequency

455184, 455186, H04B 116

Patent

active

043063098

ABSTRACT:
In an electronic radio frequency tuner of the type having a source of digital signals representing radio frequencies to which the tuner is tuned and an addressable memory, a memory control circuit includes an addressing circuit having an operative state for selectively providing address-identifying signals which select respective addresses of the memory, a write-in control circuit for writing a digital signal into a selected address of the memory, a further memory for selectively memorizing one of the digital signals from the source and one of the address-identifying signals from the addressing circuit, and a switching circuit for selectively supplying one of the digital signals or one of the address-identifying signals to the further memory in accordance with the state of the addressing circuit.

REFERENCES:
patent: 3965336 (1976-06-01), Grohmann
patent: 4123724 (1978-10-01), Das et al.
patent: 4138647 (1979-02-01), Wine
patent: 4209751 (1980-06-01), Sakamoto
patent: 4236251 (1980-11-01), Ohgishi et al.

Affiliated with

Also associated with

Rating

Memory control circuit for a television receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory control circuit for a television receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control circuit for a television receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1907219