Boots – shoes – and leggings
Patent
1994-12-20
1997-04-22
Harrell, Robert B.
Boots, shoes, and leggings
395507, 395525, 364DIG2, G06F 314
Patent
active
056236247
ABSTRACT:
A subsystem architecture for direct memory access of random access memory (RAM) which performs block transfers of adjacent units of memory from one memory location to another. The architecture comprises a RAM array with write enable capability, serial access memory (SAM) registers, an alignment unit, and controller. An embodiment is described which performs bit-block transfers (BitBLTs) of pixel data within a graphical user interface (GUI) subsystem which utilizes Triple-ported Dynamic RAM (TPDRAM). The BitBLT is broken up into four cycles which handle the transfer of all possible combinations of units of adjacent memory utilizing the entire bandwidth of the port writing to RAM. The architecture allows operations to be pipelined.
REFERENCES:
patent: 4891794 (1990-01-01), Hush et al.
patent: 5036475 (1991-07-01), Ueda
patent: 5202962 (1993-04-01), Matsuo et al.
patent: 5218674 (1993-06-01), Peaslee et al.
patent: 5265204 (1993-11-01), Kimura et al.
patent: 5392391 (1995-02-01), Caulk, Jr. et al.
Zimmerman et al., Fastbus Readout Controller Card for High Speed Data Acquisition, 1991 Nuclear Science Symposium and Medical Imaging Conference, pp. 794-798.
Holland Stephen
Tucker Gregory L.
Coulter Kenneth R.
Harrell Robert B.
Micro)n Technology, Inc.
LandOfFree
Memory control architecture for high speed transfer options does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory control architecture for high speed transfer options, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control architecture for high speed transfer options will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-348961