Memory configuration of a composite memory device

Details Memory configuration of a composite memory device Memory configuration of a composite memory device

2011-06-28

2011-06-28

Le, Thong Q (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185290, C365S185110, C365S218000, C365S189040

Reexamination Certificate

active

07969791

ABSTRACT:
The present invention is related to a composite flash memory device comprises a plural sector flash memory array which is divided to plural sector that is a minimum erasing unit of the flash memory device, a flash memory array storing control commands which control a total system of the composite flash memory device and/or the only composite flash memory device in and sharing I/O line of the plural sector flash memory array, the read operation of the flash memory array is enable when the plural sector flash memory array is gained access.

REFERENCES:
patent: 5245572 (1993-09-01), Kosonocky et al.
patent: 5297096 (1994-03-01), Terada et al.
patent: 5337281 (1994-08-01), Kobayashi et al.
patent: 5339279 (1994-08-01), Toms et al.
patent: 5343434 (1994-08-01), Noguchi
patent: 5361343 (1994-11-01), Kosonocky et al.
patent: 5396468 (1995-03-01), Harari et al.
patent: 5469390 (1995-11-01), Sasaki et al.
patent: 5515324 (1996-05-01), Tanaka
patent: 5539668 (1996-07-01), Tokuda et al.
patent: 5539688 (1996-07-01), Yiu et al.
patent: 5581503 (1996-12-01), Matsubara et al.
patent: 5596530 (1997-01-01), Lin et al.
patent: 5630093 (1997-05-01), Holzhammer et al.
patent: 5715193 (1998-02-01), Norman
patent: 5732017 (1998-03-01), Schumann et al.
patent: 5748528 (1998-05-01), Campardo et al.
patent: 5749088 (1998-05-01), Brown et al.
patent: 5764586 (1998-06-01), Vanco et al.
patent: 5793676 (1998-08-01), Bedarida et al.
patent: 5798961 (1998-08-01), Heyden et al.
patent: 5818848 (1998-10-01), Lin et al.
patent: 5821909 (1998-10-01), Yiu et al.
patent: 5841696 (1998-11-01), Chen et al.
patent: 5875127 (1999-02-01), Yin
patent: 5880995 (1999-03-01), Kobatake
patent: 5949716 (1999-09-01), Wong et al.
patent: 5978273 (1999-11-01), Shigemura
patent: 6016270 (2000-01-01), Thummalapally et al.
patent: 6034897 (2000-03-01), Estakhri et al.
patent: 6081878 (2000-06-01), Estakhri et al.
patent: 6115292 (2000-09-01), Fukuda et al.
patent: 6131139 (2000-10-01), Kikuchi et al.
patent: 6144607 (2000-11-01), Sassa
patent: 6335883 (2002-01-01), Fukuda et al.
patent: 6545916 (2003-04-01), Fukuda et al.
patent: RE40917 (2009-09-01), Fukuda et al.
patent: 6-180999 (1994-06-01), None
patent: 9-106688 (1997-04-01), None
Atmel, 4 Megabit 5-volt Flash with 256K E2PROM Memory, AT29C432 Concurrent Flash, pp. 1-11.
AMD, “Am29DL800T/Am29DL800B—8 Megabit (1MX8-Bit/512 KX16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory”, pp. 1-10, May 1997.
STMicroelectronics, “Advanced Architecture Flash Memory—Computer and peripherals”, pp. 1-2, 1999.
STMicroelectronics, “32 Mbit (2Mbx16, Dual Bank, Page) Low Voltage Flash Memory”, pp. 1-38, Oct. 1999.

Affiliated with

Also associated with

Rating

Memory configuration of a composite memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory configuration of a composite memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory configuration of a composite memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2634299