Boots – shoes – and leggings
Patent
1989-02-03
1991-08-27
Fleming, Michael R.
Boots, shoes, and leggings
3642281, 3642384, 3642455, G06F 1314
Patent
active
050438743
ABSTRACT:
In a multi-processing computer system including a plurality of central processing units (CPUs) and input/output (I/O) units, a system memory including a plurality of DRAM-based memory segments, a system control unit (SCU) for operating the CPUs in a parallel fashion and allowing the CPUs and other system units to controllably access addressable segments of system memory, and an interface for establishing communication between the SCU and the system memory and regulating the transfer of memory commands and associated data therebetween, the system memory is configured in the form of at least one independently accessible memory unit having a first dedicated data path for the transfer of read data from addressed memory segments to the interface for transfer to the SCU, a second dedicated data path for transfer of write data received from the SCU through the interface to addressed memory segments, and a third dedicated path for transfer of addresses from the SCU to identify addressed segment of memory.
REFERENCES:
patent: 3787818 (1974-01-01), Arnold et al.
patent: 4037210 (1977-07-01), Sharp
patent: 4207609 (1980-06-01), Luiz et al.
patent: 4371929 (1983-02-01), Brann et al.
patent: 4392200 (1983-07-01), Arulpragasam
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4500958 (1985-02-01), Manton et al.
patent: 4543626 (1985-09-01), Bean et al.
patent: 4543628 (1985-09-01), Pomfret
patent: 4876643 (1989-10-01), McNeill et al.
Fossum et al., "An Overview of the VAX 8600 System", Digital Technical Journal, No. 1, Aug. 1985, pp. 8-23.
Troiani et al., "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture", Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
Levy and Eckhouse, Jr., Computer Programming and Architecture, The VAX-11, Digital Equipment Corporation, 1980, pp. 263-276, 296-303, 351-368.
G. Desrochers, Principles of Parallel and Multiprocessing, Intertext Publications, Inc., McGraw-Hill Book Co., 1987, pp. 68-71.
Smith, A. J., "Cache Memory Design: An Evolving ARt", IEEE Spectrum, Dec. 1987, pp. 40-44.
P. J. Bagnal, "Hierarchical RAMS for Static-Like Speeds", WESCON, vol. 29, Nov. 1985, pp. 1-4.
Chinnaswamy Kumar
Gagliardo Michael A.
Lynch John
Tessari James E.
Chun Debra A.
Digital Equipment Corporation
Fleming Michael R.
LandOfFree
Memory configuration for use with means for interfacing a system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory configuration for use with means for interfacing a system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory configuration for use with means for interfacing a system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1419123