Memory circuit sequentially accessible by arbitrary address

Static information storage and retrieval – Addressing – Particular decoder or driver circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518905, G11C 800

Patent

active

058154604

ABSTRACT:
A memory circuit is comprised of a prefetch predecoder, so that this memory circuit can be sequentially accessed by any addresses. The prefetch predecoder is interposed between an address buffer and a column decoder. Upon receipt of information for indicating lower-digit 3 bits of a column address and a burst length, the prefetch predecoder produces such a predecode address for representing both of a decoded result about this lower-digit 3 bits and another decoded result corresponding to the information indicative of the burst length. In response to a predecode address and an upper-digit bit of the column address, the column decoder simultaneously selects a plurality of column selection lines. As a consequence, both of data to be firstly outputted and data to be subsequently outputted are read out at the same time.

REFERENCES:
patent: 3577189 (1971-05-01), Cocke et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5327390 (1994-07-01), Takasugi
patent: 5426606 (1995-06-01), Takai
patent: 5438668 (1995-08-01), Coon et al.
patent: 5448528 (1995-09-01), Nagai
patent: 5452261 (1995-09-01), Chung et al.
Zwie Amitai et al., "Burst Mode Memories Improve Cache Design", IRE Wescon Conference Record, vol. 34, Nov. 1990, pp. 29-32.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory circuit sequentially accessible by arbitrary address does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory circuit sequentially accessible by arbitrary address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit sequentially accessible by arbitrary address will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-692876

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.