Boots – shoes – and leggings
Patent
1988-08-29
1989-09-19
Harkcom, Gary V.
Boots, shoes, and leggings
364518, 340747, 340734, G06F 1562
Patent
active
048687812
ABSTRACT:
A memory circuit including memory elements on which data read, write and store operations can be arbitrarily performed, the memory elements having a dyadic/arithmetic operation function. In a read/modify/write mode to be executed during a memory cycle and in an interval in which data from the memory elements and data from external devices exist, an operation is executed between external data and the data in the memory elements and the result of such operation is stored during a write cycle, thereby achieving a higher-speed operation.
REFERENCES:
patent: 4317114 (1982-02-01), Walker
patent: 4450442 (1984-05-01), Tanaka
patent: 4484187 (1984-11-01), Brown et al.
patent: 4531120 (1985-07-01), Brownell Jr. et al.
patent: 4550315 (1985-10-01), Bass et al.
patent: 4559533 (1985-12-01), Bass et al.
patent: 4616336 (1986-10-01), Robertson et al.
patent: 4639768 (1987-01-01), Ueno et al.
patent: 4653020 (1987-03-01), Cheselka et al.
IEEE Transactions on Software Engineering, vol. 528, No. 2, Mar. 1982, pp. 137-146, "A Local Network Based on the Unix Operating System".
Aotsu Hiroaki
Ikegami Mitsuru
Kawabara Tadashi
Kimura Koichi
Ogura Toshihiko
Harkcom Gary V.
Hitachi , Ltd.
Lacasse Randy W.
LandOfFree
Memory circuit for graphic images does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit for graphic images, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit for graphic images will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-374308