Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2003-09-04
2011-12-20
Wang, Quan-Zhen (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C365S189050
Reexamination Certificate
active
08081142
ABSTRACT:
Provided is a circuit driving method which can minimize a problem generated by a peak current in a display memory device. Data to be transferred to a display panel is read out from a memory cell array storing binary information. The read-out data are stored in source data buffers and a plurality of source data buffers are divided into several groups and then enabled. An enable signal for each group is derived from a single enable signal and has a different delay time. In the source data buffers delayed by each group and enabled, consumption of current is distributed so that a peak current flowing in the overall source data buffer is lowered. Thus, reliability in the operation of a circuit is improved and the operation speed increases.
REFERENCES:
patent: 5103218 (1992-04-01), Takeda
patent: 6301191 (2001-10-01), Ooishi
patent: 6437768 (2002-08-01), Kubota et al.
patent: 2001/0043187 (2001-11-01), Ikeda
patent: 59-20027 (1984-02-01), None
patent: 2003-8424 (2003-01-01), None
patent: 2001-0047531 (2001-06-01), None
PCT International Search Report; PCT/KR03/01813; Date of mailing: Oct. 29, 2003.
PCT International Preliminary Examination Report; PCT/KR2003/001813; Dated: Sep. 26, 2005.
“A 21ns 32K×8 CMOS Static RAM With a Selectively Pumped p-Well Array”; Authors: Karl L. Wang, Mark D. Bader, Vince W. Soorholtz, Richard W. Mauntel, Horacio J. Mendez, Peter H. Voss, Roger I. Kung; IEEE Journal of Solid-State Circuits, vol. sc-22, No. 5, Oct. 1987; pp. 704-711.
Chow Yuk
Kile Park Goekjian Reed & McManus PLLC
Syncoam Co., Ltd.
Wang Quan-Zhen
LandOfFree
Memory circuit for display panel driving and driving method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit for display panel driving and driving method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit for display panel driving and driving method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4304797