Multiplex communications – Communication over free space – Having a plurality of contiguous regions served by...
Reexamination Certificate
2006-01-10
2006-01-10
Nguyen, Hanh (Department: 2662)
Multiplex communications
Communication over free space
Having a plurality of contiguous regions served by...
C370S413000, C370S429000, C375S325000
Reexamination Certificate
active
06985468
ABSTRACT:
The memory circuit of the present invention temporarily stores information symbols included in a reception signal according to a CDMA system which allows multi-code communication to carry out coherent detection using a pilot symbol. The memory circuit of the present invention is constructed of a plurality of electrically independent memory blocks. Each memory block corresponds to one code and one slot of an information symbol. Write access and read access to memory blocks are generated periodically on condition that write access and read access to one memory block do not occur simultaneously. Blocks to which no access is generated are forcibly set to a low power consumption mode to reduce power consumption caused by accesses.
REFERENCES:
patent: 5692015 (1997-11-01), Higashi et al.
patent: 5982763 (1999-11-01), Sato
patent: 6028887 (2000-02-01), Harrison et al.
patent: 6078576 (2000-06-01), Schilling et al.
patent: 6278703 (2001-08-01), Neufeld
patent: 6728302 (2004-04-01), Dabak et al.
patent: 6757272 (2004-06-01), Abeta et al.
patent: 0851601 (1998-07-01), None
patent: 0884865 (1998-12-01), None
patent: 0886385 (1998-12-01), None
patent: 5-135592 (1993-06-01), None
patent: 6-36567 (1994-02-01), None
patent: 9-107310 (1997-04-01), None
patent: 10190626 (1998-07-01), None
patent: 10233713 (1998-09-01), None
patent: 10233756 (1998-09-01), None
patent: 11-8568 (1999-01-01), None
patent: 11-186990 (1999-07-01), None
patent: 11177490 (1999-07-01), None
patent: 11786990 (1999-07-01), None
patent: 2000-78107 (2000-03-01), None
patent: 2000174729 (2000-06-01), None
A technical report of the IEICE (RCS97-3), “Experiments on Wideband Coherent DS-CDMA” by Dohi et al., published Apr. 1997, as well as an English language abstract.
English Language Abstract of JP 9-107310.
English Language Abstract of JP 11-186990.
English Language Abstract of JP 2000-78107.
English Language Abstract of JP 2000-174729.
English Language Abstract of JP 11-8568.
English Language Abstract of JP 10-233713.
English Language Abstract of JP 10-233756.
English Language Abstract of JP 10-190626.
English Language Abstract of JP 10-177490.
English Language Abstract of JP 5-135592.
English Language Abstract of JP 6-36567.
English Language Abstract of JP 11-177490.
LandOfFree
Memory circuit and coherent detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory circuit and coherent detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit and coherent detection circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3574285