Static information storage and retrieval – Floating gate – Particular biasing
Patent
1989-03-23
1991-09-24
Tupper, Robert S.
Static information storage and retrieval
Floating gate
Particular biasing
365154, 365182, 365228, G11C 1100, G11C 1140
Patent
active
050519565
ABSTRACT:
A memory cell is provided comprising a bistable latch (I1, I2) having first and second nodes (NODE 1, NODE 2) and a nonvolatile transistor (NV1). The control gate of the nonvolatile transistor is connected to the first node and either the source or drain is connected to the second node. A switching transistor is provided for maintaining the control gate and the substrate of the nonvolatile transistor at substantially the same potential during volatile operation of the latch, thereby reducing voltage stress which would lead to charge tunnelling to or from the floating gate. In this way, disturbance of the floating gate charge is avoided during volatile operation. The cell is particularly suited to silicon gate fabrication technology.
REFERENCES:
patent: 4132904 (1979-01-01), Harari
patent: 4236231 (1980-11-01), Taylor
patent: 4313106 (1982-01-01), Hsu
patent: 4333166 (1982-06-01), Edwards
patent: 4342101 (1982-07-01), Edwards
patent: 4348745 (1982-09-01), Schmitz
patent: 4387444 (1983-06-01), Edwards
patent: 4541073 (1985-09-01), Brice et al.
patent: 4595999 (1986-06-01), Betirac
patent: 4672580 (1987-06-01), Yau et al.
patent: 4707807 (1987-11-01), Cuppens et al.
Lee, Douglas J., et al; "Control Logic and Cell Design for a 4K NVRAM;" IEEE Journal of Solid-State Circuits; vol. SC-18, No. 5, Oct. 1983; pp. 525-531.
Denson-Low Wanda K.
Garcia Alfonso
Gudmestad Terje
Hughes Microelectronics Limited
Tupper Robert S.
LandOfFree
Memory cell having means for maintaining the gate and substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell having means for maintaining the gate and substrate , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell having means for maintaining the gate and substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1702663