Memory cell having floating gate and semiconductor memory using

Details Memory cell having floating gate and semiconductor memory using Memory cell having floating gate and semiconductor memory using

1994-06-20

1995-04-04

LaRoche, Eugene R.

Static information storage and retrieval

Floating gate

Particular biasing

365181, G11C 1134

Patent

active

054043280

ABSTRACT:
A memory cell for storing data includes a first field effect transistor having a source receiving a first voltage, a floating gate, and a drain receiving data to be written into the memory cell and outputting the data, and a second field effect transistor having a source receiving a second voltage, a floating gate connected to the floating gate of the first field effect transistor, and a drain connected to the drain of the first field effect transistor. The second field effect transistor has a conduction type opposite to that of the first field effect transistor. The memory cell has a capacitor which has a first terminal receiving a select signal for identifying the memory cell, and a second terminal connected to the floating gates of the first and second field effect transistors. The data is stored in the floating gates of the first and second field effect transistors.

REFERENCES:
patent: 4132904 (1979-01-01), Harari
patent: 4228527 (1980-10-01), Greber
patent: 4710900 (1987-12-01), Higuchi
patent: 4845680 (1989-07-01), Iwahashi
patent: 4873670 (1989-10-01), Tanaka
patent: 4885719 (1989-12-01), Brahmbhatt
patent: 5016217 (1991-05-01), Brahmbhatt
patent: 5059835 (1991-10-01), Lauffer
Krick, "Complemetary MNOS Electronically Alterable Read-Only Memory," IBM Technical Disclosure Bulletin, vol. 13, No. 1, Jun. 1970, New York, N.Y., pp. 263-264.
Medwin et al., "FACMOS EAROM," RCA Technical Notes, No. 1185, Jun. 24, 1977, Princeton, N.J., pp. 1-4.
Saleh et al., "A Simulation of a Non-Avalanche Injection Based CMOS EEPROM Memory Cell Compatible with Scaling-Down Trends,", IEEE 1985 Electronicom, vol. 3, Oct. 6, 1985, Toronto, Ontario, CA, pp. 590-593.
Weste et al., "Principles of CMOS VLSI Design," Addison Wesley, Reading, Pa., Oct. 1985, pp. 43-49.
Wright, "High-speed EPROMS," EDN Electrical Design News, vol. 32, No. 19, Sep. 17, 1987, Newton, Mass., pp. 132-138.
Ohtsuka et al., "A 4-Mbit CMOS EPROM," IEEE Journal of Solid-State Circuits, vol. 22, No. 5, Oct. 1987, New York, N.Y., pp. 669-675.
Schultz et al., "A Microprogrammable processor using single poly EPROM," Integration, The VLSI Journal, vol. 8, No. 2, Nov. 1989, Amsterdam, NL, pp. 189-199.

Affiliated with

Also associated with

Rating

Memory cell having floating gate and semiconductor memory using does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell having floating gate and semiconductor memory using , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell having floating gate and semiconductor memory using will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2384071