Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-08-28
2007-08-28
Dinh, Son (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185220, C365S185330
Reexamination Certificate
active
11340093
ABSTRACT:
The flash memory cell erase operation performs an erase operation at a first erase voltage for a first erase time. An erase verify read operation is then performed for an increasing sensing time period until either all of the memory cells of the block have a threshold voltage that is equal to or greater than an erased threshold voltage or a predetermined quantity of erase verify operations have been performed. The sensing time period for each subsequent verify operation is increased until a maximum sense time is reached. When the memory cells have all been erased, the erase voltage and erase time corresponding to the sensing time period at which the cells passed is used for further erase operations on the memory block.
REFERENCES:
patent: 5526309 (1996-06-01), Jinbo
patent: 5590074 (1996-12-01), Akaogi et al.
patent: 6052310 (2000-04-01), Sunkavalli
patent: 6141250 (2000-10-01), Kashimura
patent: 6172914 (2001-01-01), Haddad et al.
patent: 6304486 (2001-10-01), Yano
patent: 6356480 (2002-03-01), Sakakibara et al.
patent: 6466484 (2002-10-01), Sakakibara et al.
patent: 6914827 (2005-07-01), Choi
patent: 2005/0232022 (2005-10-01), Choi
Dinh Son
Leffert Jay & Polglaze P.A.
Nguyen Hien N
LandOfFree
Memory block erasing in a flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory block erasing in a flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory block erasing in a flash memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3892030