1996-09-06
1998-12-08
Coleman, Eric
395824, G06F 1202
Patent
active
058482580
ABSTRACT:
In accordance with the present invention, an apparatus includes a system bus having memory bank identification signals. Coupled to the system bus are at least two memory modules, each having at least one memory bank, and at least one commander module. The commander module contains decode logic which includes memory mapping registers associated with unique values to be driven on the memory bank identification signals. The memory banks contain compare logic including a virtual node identification register which stores a predetermined value to be compared with the value driven on the memory bank identification signals to determine if the memory bank is the target of the current transaction. Thus, memory banks need not decode the entire system bus address to determine if they are the target of the transaction which reduces the time required to complete a transaction with memory. Further, the apparatus allows memory modules having a different number of memory banks and memory banks capable of storing a different number of addressable locations to be efficiently used in the same computer system.
REFERENCES:
patent: 4600986 (1986-07-01), Scheuneman
patent: 4933846 (1990-06-01), Humphrey
patent: 5274788 (1993-12-01), Koike
patent: 5303360 (1994-04-01), Hilton
patent: 5377324 (1994-12-01), Kabemoto
patent: 5530934 (1996-06-01), Hilton
Fenwick David M.
Foley Denis
Hartwell Dave
Van Doren Stephen R.
Coleman Eric
Digital Equipment Corporation
Fisher Arthur W.
Maloney Denis G.
LandOfFree
Memory bank addressing scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory bank addressing scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory bank addressing scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-188392