Memory array with continuous current path through multiple...

Details Memory array with continuous current path through multiple... Memory array with continuous current path through multiple...

2005-01-04

2005-01-04

Auduong, Gene N. (Department: 2818)

Static information storage and retrieval

Interconnection arrangements

C365S051000, C365S174000

Reexamination Certificate

active

06839263

ABSTRACT:
A memory array according to a particular embodiment of the invention includes a substrate, a plurality of first select-lines disposed in a plurality of planes generally parallel to the substrate, a plurality of second select-lines formed in pillars disposed generally orthogonal to the substrate, a plurality of memory cells coupled to the first select-lines and the second select-lines, and a current path connection providing a continuous current path through a selected plurality of the pillars to heat the selected pillars and cause at least one memory cell associated with the selected pillars to be reset.

REFERENCES:
patent: 5267210 (1993-11-01), McClure et al.
patent: 5745407 (1998-04-01), Levy et al.
patent: 6111783 (2000-08-01), Tran et al.
patent: 6178131 (2001-01-01), Ishikawa et al.
patent: 6215694 (2001-04-01), Li et al.
patent: 6301186 (2001-10-01), Naffziger
patent: 6643159 (2003-11-01), Fricke et al.
patent: 6687147 (2004-02-01), Fricke et al.
patent: 6737675 (2004-05-01), Patel et al.
patent: 6781858 (2004-08-01), Fricke et al.

Affiliated with

Also associated with

Rating

Memory array with continuous current path through multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory array with continuous current path through multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array with continuous current path through multiple... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3410234