Memory architecture with enhanced over-erase tolerant...

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185170, C365S185300, C365S185330

Reexamination Certificate

active

11178965

ABSTRACT:
The present invention is related to semiconductor memories, and in particular, to a nonvolatile or flash memory and method that reduces the effect of or is tolerant of over-erased memory cells. When a memory cell is read, a read voltage is applied to at least one target memory cell, and a negative bias voltage that is lower than a threshold voltage of an over-erased memory cell is also applied to at least one other selected memory cell that is in the same row as the target memory cell. Applying a negative bias voltage to adjacent or proximate memory cells shuts off nearby cells to isolate current that may come from over-erased memory cells during a read, program, or erase operation.

REFERENCES:
patent: 4451905 (1984-05-01), Moyer
patent: 5416738 (1995-05-01), Shrivastava
patent: 5978278 (1999-11-01), Lee
patent: 6282126 (2001-08-01), Prall
patent: 6381670 (2002-04-01), Lee et al.
patent: 6442066 (2002-08-01), Prall
patent: 6549463 (2003-04-01), Ogura et al.
patent: 6788573 (2004-09-01), Choi
patent: 6795349 (2004-09-01), Cernea
patent: 6829167 (2004-12-01), Tu et al.
patent: 6934195 (2005-08-01), Cernea
patent: 7099194 (2006-08-01), Tu et al.
patent: 2002/0044483 (2002-04-01), Prall

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory architecture with enhanced over-erase tolerant... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory architecture with enhanced over-erase tolerant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture with enhanced over-erase tolerant... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3841279

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.