Memory architecture with advanced main-bitline partitioning...

Details Memory architecture with advanced main-bitline partitioning... Memory architecture with advanced main-bitline partitioning...

2007-11-13

2007-11-13

Elms, Richard T. (Department: 2824)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S063000, C365S185110

Reexamination Certificate

active

11179243

ABSTRACT:
The present invention provides a solution for long master bit lines in a large capacity memory device. A master bit line is partitioned by at least one switching transistor placed on the master bit line.

REFERENCES:
patent: 5457647 (1995-10-01), McClure
patent: 5687132 (1997-11-01), Rao
patent: 6465818 (2002-10-01), Kato
patent: 6519180 (2003-02-01), Tran et al.
patent: 6917541 (2005-07-01), Shimbayashi et al.

Affiliated with

Also associated with

Rating

Memory architecture with advanced main-bitline partitioning... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory architecture with advanced main-bitline partitioning..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture with advanced main-bitline partitioning... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3848309