Memory architecture for recording of multiple messages

Details Memory architecture for recording of multiple messages Memory architecture for recording of multiple messages

1997-06-02

1999-06-01

Nelms, David

Static information storage and retrieval

Analog storage systems

36518529, 3651853, 379 8828, G11C 2700

Patent

active

059093870

ABSTRACT:
A semiconductor memory stores multiple messages such as multiple sound clips and includes storage cells dedicated to storage of samples that constitute the messages and EOM cells dedicated to storage of marks identifying boundaries of the messages. In one embodiment, a set of the EOM cells are together in a row of an array, and each such EOM cell is associated with storage cells in the same column of the array. Each EOM cell is erased together with associated storage cells. To avoid overerase of EOM cells, a write process for a storage cell asserts a write pulse to the associated EOM cell. Write pulses resulting from writing of multiple storage cells associated with an EOM cell, change a threshold voltage of the EOM cell from the erased state to a partially programmed state. The EOM cell associated with a boundary of a message can be programmed to a state that differs from the partially programmed state.

REFERENCES:
patent: 5491809 (1996-02-01), Coffman et al.
patent: 5555521 (1996-09-01), Hamada et al.
patent: 5664060 (1997-09-01), Jarrette et al.
patent: 5828592 (1998-10-01), Tran et al.

Affiliated with

Also associated with

Rating

Memory architecture for recording of multiple messages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory architecture for recording of multiple messages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture for recording of multiple messages will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-959417