Memory architecture for map decoder

Details Memory architecture for map decoder Memory architecture for map decoder

1999-03-31

2002-08-13

Pham, Chi (Department: 2631)

Pulse or digital communications

Receivers

Particular pulse demodulator or detector

C375S262000, C714S794000

Reexamination Certificate

active

06434203

ABSTRACT:

BACKGROUND OF THE INVENTION
I. Field of the Invention
The present invention relates to coding. More particularly, the present invention relates to a novel and improved technique for performing maximum a posteriori probability (MAP) decoding.
II. Description of the Related Art
“Turbo coding” represents an important advancement in the area of forward error correction (FEC). There are many variants of turbo coding, but most use multiple encoding steps separated by interleaving steps combined with iterative decoding. This combination provides previously unavailable performance with respect to noise tolerance in a communications system. That is, turbo coding allows communications at E
b
/N
O
levels that were previously unacceptable using the existing forward error correction techniques.
Many systems use forward error correction techniques, and therefore would benefit from the use of turbo coding. For example, turbo codes could improve the performance of wireless satellite links, where the limited downlink transmit power of the satellite necessitates receiver systems that can operate at low E
b
/N
O
levels. Using turbo codes in a wireless satellite link could reduce the dish size for a digital video broadcast (DVB) system, or alternatively, allow more data to be transmitted within a given frequency bandwidth.
Digital wireless telecommunication systems, such as digital cellular and PCS telephone systems, also use forward error correction. For example, the IS-95 over-the-air interface standard, and its derivatives, such as IS-95B, define a digital wireless communications system that uses convolutional encoding to provide coding gain to increase the capacity of the system. A system and method for processing RF signals substantially in accordance with the use of the IS-95 standard is described in U.S. Pat. No. 5,103,459 entitled “System and Method for Generating Signal Waveforms in a CDMA Cellular Telephone System” assigned to the assignee of the present invention and incorporated herein by reference ('459 patent).
Because digital wireless communication system like IS-95 are primarily for mobile communications, it is important to have devices that minimize power usage and which are small and light. Typically, this requires development of a semiconductor integrated circuit (“chip”) for performing most or all of the necessary processing. While convolutional encoding is relatively complex, the circuits necessary to perform convolutional encoding and decoding can be formed on a single chip along with any other necessary circuitry.
Turbo coding (in particular the decoding operation) is significantly more complex than convolutional encoding (and decoding). Nonetheless, it would be highly desirable to include turbo coding in digital wireless telecommunication systems, including mobile digital communication systems and satellite communication system. Thus, the present invention is directed to increasing the rate at which certain decoding operations can be performed, to facilitate the use of turbo coding in a variety of systems.
SUMMARY OF THE INVENTION
The present invention is a novel and improved technique for decoding technique with particular application to turbo, or iterative, coding techniques.
In accordance with one embodiment of the invention, a system for decoding includes a channel deinterleaver RAM for storing a block of symbol estimates, a set of S state metric calculators. Each state metric calculator is for generating a set of state metric calculations and a set of S+1 window RAMs, wherein, S of said S+1 window RAMs provide symbol estimates to said S state metric calculators. A remaining window RAM receives symbol estimates from said channel deinterleaver RAM.


REFERENCES:
patent: 6145114 (2000-11-01), Crozier et al.
patent: 6182261 (2001-01-01), Haller et al.
patent: 6189126 (2001-02-01), Ulmer et al.
patent: 6272183 (2001-08-01), Berens et al.
patent: 9724850 (1997-07-01), None

Affiliated with

Also associated with

Rating

Memory architecture for map decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory architecture for map decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture for map decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2905235