Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2007-06-26
2007-06-26
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C365S189080, C257S758000, C257S211000
Reexamination Certificate
active
10879158
ABSTRACT:
A DDR SDRAM where unidirectional row logic is associated with and connected to a single memory array instead of being associated with and connected to multiple memory arrays. The unidirectional row logic is located in the outward periphery of its associated array, but is not within a throat region between two arrays. The location of the row logic allows the throat region to include more bidirectional IO circuitry and signal lines servicing two arrays, which increases the performance of the SDRAM. In addition, separate power bussing is employed for the memory arrays and IO circuitry. This prevents noise from the arrays from affecting the IO circuitry and signal lines of the throat region and vice versa.
REFERENCES:
patent: 4295149 (1981-10-01), Balyoz et al.
patent: 5459093 (1995-10-01), Kuroda et al.
patent: 5751031 (1998-05-01), Thompson et al.
patent: 6091090 (2000-07-01), Gheewala
patent: 6184122 (2001-02-01), Fu et al.
patent: 6314011 (2001-11-01), Keeth et al.
patent: 6355982 (2002-03-01), Ishimaru et al.
patent: 6445065 (2002-09-01), Gheewala et al.
patent: 6664634 (2003-12-01), Thompson et al.
patent: 6754802 (2004-06-01), Kirsch
patent: 6937532 (2005-08-01), Hatanaka et al.
patent: 2002/0131289 (2002-09-01), Thompson et al.
patent: 2003/0063497 (2003-04-01), Keeth et al.
patent: 2006/0245231 (2006-11-01), Thompson et al.
Cullum Jim
Thompson J. Wayne
Wong Victor
Wright Jeffrey P.
Dickstein & Shapiro LLP
Graham Kretelia
Hoang Huan
LandOfFree
Memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3875943