Memory arbitration method and apparatus for multiple-cycle memor

Details Memory arbitration method and apparatus for multiple-cycle memor Memory arbitration method and apparatus for multiple-cycle memor

1993-06-01

1995-02-07

Harvey, Jack B.

Boots, shoes, and leggings

3642396, 36493541, G06F 1318

Patent

active

053882458

ABSTRACT:
A memory coprocessor architecture and memory arbitration scheme. The coprocessor architecture includes an address generation unit (AGU), a bus control logic unit (BCL) and a combined data cache unit/stack RAM (DCUSR) unit. Each are connected through a memory arbitration unit to a data bus. The memory arbitration unit arbitrates access to the bus by assigning priorities to the coprocessor units. The AGU and the combined DCUSR are mutually exclusive coprocessors which cannot request bus access simultaneously. Hence, the AGU and the combined DCUSR are assigned equal priorities. The BCL is assigned a lower priority and must defer bus access if the AGU or the DCUSR require immediate access. The BCL is provided with a multiple entry queue for storing data temporarily pending access to the queue. A memory scoreboard mechanism is provided such that, if the queue of the BCL becomes full, the BCL can gain immediate access to the bus to allow emptying at least one entry of the queue. The combined DCU and SR share common decoders, sense amps and data paths.

REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 4463445 (1984-07-01), Grimes
patent: 4580213 (1986-04-01), Hulett et al.
patent: 4670839 (1987-06-01), Pilat et al.
patent: 4761733 (1988-08-01), McCrocklin et al.
patent: 4802161 (1989-01-01), Byars et al.
patent: 4947368 (1990-08-01), Donaldson et al.
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5185872 (1993-02-01), Arnold et al.
Smith, Alan Jay. "Cache Memories". Sep. 1982. Computing Surveys, vol. 14, No. 3, pp. 507-510.

Affiliated with

Also associated with

Rating

Memory arbitration method and apparatus for multiple-cycle memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory arbitration method and apparatus for multiple-cycle memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory arbitration method and apparatus for multiple-cycle memor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1117230