Memory apparatus having programmable memory time slots

Details Memory apparatus having programmable memory time slots Memory apparatus having programmable memory time slots

1994-04-28

1996-04-02

Lane, Jack A.

395481, 395405, G06F 1200

Patent

active

055048765

ABSTRACT:
A programmable memory cycle is entered on a keyboard and set by a remote system control processor. Each local processor controls access to memory boards in accordance with the set memory cycle. When the memory cycle is divided into four memory access slots, the processor can provide, in each memory cycle, three read slots and one write slot, two read slots and two write slots, or one read slot and three write slots. When used for processing video signals, the arrangement can process three video channels, or more if expanded by the provision of further memory boards and local processors.

REFERENCES:
patent: 4183058 (1980-01-01), Taylor
patent: 4485402 (1984-11-01), Searby
patent: 4564915 (1986-01-01), Evans et al.
patent: 4789963 (1988-12-01), Takahashi et al.
patent: 4928234 (1990-05-01), Kitamura et al.

Affiliated with

Also associated with

Rating

Memory apparatus having programmable memory time slots does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory apparatus having programmable memory time slots, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory apparatus having programmable memory time slots will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2023660