Memory and reading method thereof

Details Memory and reading method thereof Memory and reading method thereof

2010-10-12

2011-10-25

Tran, Michael (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185240

Reexamination Certificate

active

08045396

ABSTRACT:
A reading method applied for a memory, which includes a cell row including a first memory cell coupled to a first bit line and a second memory cell coupled to a second bit line is provided. The reading method comprises the following steps. Firstly, the first bit line coupled to a first terminal of the first memory cell is selected for reading the first memory cell in a time period. Next, the second terminal of the first memory cell is discharged via the second bit line coupled to the second memory cell in the time period.

REFERENCES:
patent: 5258948 (1993-11-01), Hoshizaki et al.
patent: 5764562 (1998-06-01), Hamamoto
patent: 6285604 (2001-09-01), Chang
patent: 7009880 (2006-03-01), Liu
patent: 7263003 (2007-08-01), Edahiro et al.
patent: 7830721 (2010-11-01), Lin
patent: 2005/0281108 (2005-12-01), Terzioglu et al.
patent: 2006/0044794 (2006-03-01), Hatsuda et al.
patent: 2006/0083064 (2006-04-01), Edahiro et al.
patent: 2007/0121379 (2007-05-01), Kuramori
patent: 2007/0127302 (2007-06-01), Okamoto et al.

Affiliated with

Also associated with

Rating

Memory and reading method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory and reading method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory and reading method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4270177