Memory and operation method thereof

Details Memory and operation method thereof Memory and operation method thereof

2007-07-03

2008-11-04

Mai, Son L (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S233100

Reexamination Certificate

active

07447102

ABSTRACT:
A memory and an operation method thereof are provided. The present invention divides memory banks of the memory into a plurality of memory groups, wherein each memory group has an independent driving power for providing an operating voltage to the corresponding memory bank in the memory group. The present invention specifies two tRRD times which are an inter-group interval and an intra-group interval. The intra-group interval is the minimum time interval between selecting one row of memory banks in a memory group to selecting another row in the memory banks of the same memory group and the inter-group interval is the minimum time interval between selecting one row of the memory banks in one memory group to selecting another row in a different memory group. Further, the inter-group interval is shorter than or equal to the intra-group interval.

REFERENCES:
patent: 5970016 (1999-10-01), Ohsawa
patent: 6249476 (2001-06-01), Yamazaki et al.
patent: 6351427 (2002-02-01), Brown
patent: 6603683 (2003-08-01), Hsu et al.
patent: 7203810 (2007-04-01), Kim
patent: 7254075 (2007-08-01), Woo et al.
patent: 2006/0062072 (2006-03-01), Cho

Affiliated with

Also associated with

Rating

Memory and operation method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory and operation method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory and operation method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4039344