Boots – shoes – and leggings
Patent
1989-10-12
1992-05-26
Lee, Thomas C.
Boots, shoes, and leggings
364DIG1, 364244, 3642551, 3642553, G06F 100, G06F 1200
Patent
active
051174928
ABSTRACT:
A computer has a pageable memory which comprises a plurality of memory units each made up of a plurality of blocks of addressable memory locations. A designated one of the blocks is required to be accessed in combination with the remainder of the blocks. Logic circuits are responsive to first and second groups of address bits to generate signals which enable a selected one of the memory units and access a selected one of the blocks on the selected unit. The designated block is accessed directly by one of the aforesaid groups of address bits.
REFERENCES:
patent: 3737860 (1973-06-01), Sporer
patent: 4145738 (1979-03-01), Inoue et al.
patent: 4290106 (1981-09-01), Castiller et al.
patent: 4368515 (1983-01-01), Nielsen
patent: 4443847 (1984-04-01), Bradley et al.
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4485457 (1984-11-01), Balaska et al.
patent: 4590551 (1986-05-01), Matthews
patent: 4617624 (1986-11-01), Goodman
patent: 4713759 (1987-12-01), Yamagishi et al.
patent: 4819152 (1989-04-01), Deerfield et al.
patent: 4882672 (1989-11-01), Yahiro
patent: 4924375 (1990-05-01), Fung et al.
patent: 4949298 (1990-08-01), Nakanishi et al.
Donaghue L.
Lee Thomas C.
Lucas Industries Public Limited Company
LandOfFree
Memory addressing system using first and second address signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory addressing system using first and second address signals , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory addressing system using first and second address signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-425974